

Circuit, PCB, Layout ..etc Change Note

[illegible]

Rev.	Page	Change Item	Reason	Layout
TECH1.RU				



GIGABYTE TECHNOLOGY CORPORATION

Title

Change_Note

Size

Document Number


ev

1.0

Date: Thursday, February 01, 2018

Sheet	2	of	78
-------	---	----	----


PEG_RCOMP Guidelines
Trace Width =>12mils
Max Length <400mils
Min Trace Spacing >15mils



GIGABYTE TECHNOLOGY CORPORATION

Title		CPU_1-PEG
Size	Document Number	GA-RP65X8
Date:	Thursday, February 01, 2018	Sheet 3 of 78

to Thundrbolt 3.0
RP65W_V01_20160912JW




eDP_RCOMP Guidelines
Trace Width =>12mils
Max Length <100mils
Min Trace Spacing >25mils


WWW.AITECH1.RU



GIGABYTE TECHNOLOGY COPORATION			
Title			
CPU_3-DDI			
Size	Document Number		Rev
	GA-RP65X8		1.0
Date:	Thursday, February 01, 2018		Sheet 4 of 78





```
CFG[7]: PEG Training
1 = (default) PEG Train immediately following RESET# de assert on
0 = PEG wait BIOS for training.
SKL/H SKL S BPM# [3:0] nets can be left floating when not use for debug.
CFG[19:8]: Reserved configuration lands
1s to keep the devices in an idle state without the external pull up resistors.
CCST when it is not connected to PCH-H PREQ#.
```





VCCCORE_SENSE CR38 49.9/4/1/X VSSCORE_SENSE

[PAGE_TITLE=CPU SYMBOL - 7 ,10 OF 11 (CPU POWER- 1 OF 3)]









20150612 AE informs ISU95855 請將輸出電容值改為 Intel VTT 0.01uF (請將輸出電容值改為 0.01uF), posap 放電太慢要改 MLCC 建議修改 +VCCG & +VCCSA 電容值 建議修改 22u/0805 到 47u/0402 purpose to solve MLCC acoust i cs noise
ICL19 330uF to 47uF x2, ICL18 330uF to 220uF
ICL15 330uF to 220uF
CC181 10uF to 22uF, CC183 10uF to 22uF
RX5K5_V01_20150617Jason

change footprint and part from 22u/0603 to 47u poscap purpose to solve MLCC acoust i cs noise 22ux2==47u POSCAPx1, 47ux1==47u POSCAPx1
RX5K5_V10_20151128Jason




remove 4+4e
RX5K5_N17_V01_20160125



change +VCCGT cap NA, discrete no need
RX5K6_V10_20160702J


add +VCCGT cap components back
RX5K6_V10_BOM10D_20160810J


Place cap in Back Side




add +VCCGT cap components back
RX5K6_V10_BOM10D_20160810J


change +VCCGT cap NA, discrete no need
RX5K6_V10_20160702J
















+V1.0A



+V1.05A_PCH 5.95A




PCH1H




VCCPRIM_3P32




AW9 0.182A



V23 0.095A















AN44 0.05A





PC49 0.00767A






AG19 0.193A














WWW.AITECH1.RU



LQ140Z1JW01 eDP Transfer rate Specification : 5.4Gbps / 4 lane




Layout

*** eDP Layout for 更快速度 更大頻寬: P34, RX5, RX4 1. GND 層的 noise 導致 eDP 閃爍=> eDP Trace 的 0 參層 一定要切 moat, 目的讓 eDP 的 GND return path 隔離 e 來源, moat 可讓 return path 只 for eDP. 2. eDP Trace 要 guard GND. 讓 eDP 隔開臨邊 noise




WWW.AITECH1.RU



GIGABYTE TECHNOLOGY CORPORATION			
Title			
PCH_5-PWR			
Size	Document	Number	Rev
		GA-RP65X8	1.0
Date:	Thursday, February 01, 2018	Sheet	23 of 78



NV 90ohm +/-15%
NV HDMI2.0 spec 6" / 2 vias





Click Pad

SA469A-32H2 Pin Assignment

Pin A1	
Pin#	Signal
1	VCC
2	PS2_CLK
3	PS2_DATA
4	GND
5	SMB_CLK
6	SMB_DATA


Battery_Check_Button for Click_Pd

SI: 受 cable pitch 限制 只能用 6pin
FFC 連接 pin2, pin6
動差變壓器 時 傳到 N 上 就是把
PAD_RIGHT 與 floatin g 變成 00
pin2 (PAD_RI GHT) 與 pin6 接



TPM Module

Default TPM9665(co-lay TPM9635)






GIGABYTE TECHNOLOGY CORPORATION








Title TPM2.0/CLICK PAD/BATT_CHECK

Size	Document Number GA-RP65X8	Rev 1.0
------	-------------------------------------	-------------------

Date: Thursday, February 01, 2018 Sheet 25 of 78








16,19,26,28,29,75,78




PM_SLP_S3-

WWW.AITECH1.RU





16,19,26,28,29,75,78

PM_SLP_S3-



12,16,19,30

PM_SLP_S4-



19 +V3.3A_EN


PM_SLP_SUS-

R1924 0/4/X




GIGABYTE TECHNOLOGY CORPORATION			
Title		System_Power/+VCCST/+VCCSTG	
Size	Document Number	Rev	
	GA-RP65X8	1.0	
Date:	Thursday, February 01, 2018	Sheet	28 of 78

Start_Up




AC_Plug_to_wake_up_EC_from_0.5W at t_St at us

V02:change R1447 power rail from +VAC_IN to +VAC_IN_DET.







For_Bat t e r y _ C h e c k




GIGABYTE TECHNOLOGY CORPORATION

Title			
Start_Up/Latch			
Size	Document Number	Rev	
	GA-RP65X8	1.0	
Date:	Thursday, February 01, 2018	Sheet	31 of 78





RP65 改







PEDET Guidelines
PEDET is the interface detect used by PCH to determine the communication protocol that the M.2 card uses; PCIe* signaling (high) or SATA signaling (low) in conjunction with a platform located pull-up resistor.



WWW.AITECH1.RU



SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values


Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³

GIGABYTE TECHNOLOGY COPORATION

Title: **NGFF (Socket 3)**

Size: Document Number **GA-RP65X8** Rev 1.0

Date: Thursday, February 01, 2018 Sheet 34 of 78




WWW.AITECH1.RU

WWW.AITECH1.RU

GIGABYTE TECHNOLOGY COPORATION			
Title			
empty			
Size	Document	Number	Rev
	GA-RP65X8		1.0
Date:	Thursday, February 01, 2018		Sheet 37 of 78

USB_Connector






For Gen4 Keyboard




改
RP65W V01 2016JW

3_32	3_39
3_33	3_38
3_34	3_37
3_35	3_36

FOR CO-LAY



19 USB_EN_EC R1739 0/4 USB_PWR_EN



GIGABYTE TECHNOLOGY CORPORATION





Title	USB3.0x3/Gen4 KB
-------	------------------

Size	Document Number GA-RP65X8
------	-------------------------------------


Date: Thursday, February 01, 2018

Sheet 38 of 78

From System's USB3.0 interface




WWW.AITECH1.RU





SD UHS-I/UHS-II card socket


Hall Effect Micro Switch




Power Button Switch







RP65 del touch pad
RP65W_V10_20161226/JW





For M.2
M2.0 x H1.2mm stand of f



GPU
M2.0 x H1.2mm stand of f



For FAN






follow M.E. Chg from 1.0 to 1.2
RP65W_V10_20161226/JW

PCB



For CPU
M2.0 x H1.2mm stand of f





follow M.E. Chg from 3.0 to 1.2
RP65W_V02_20161226/JW



GIGABYTE TECHNOLOGY COPORATION

Title			
Lid/PWRBTN/ScrewHole			
Size	Document Number		Rev
	GA-RP65X8		1.0
Date:	Thursday, February 01, 2018	Sheet	40 of 78







KaybyLake H(Quad Core GT2 45W) - VCCGT IccMax 55A

IccTDC 25A

IccOCP 82.5A



KaybyLake H(Quad Core GT2 45W) - VCCSA IccMax 11.1A

IccTDC 10A

IccOCP 16.65A



GIGABYTE TECHNOLOGY COPORATION			
Title			
IMVP8_VGT_VSA_2+1			
Size			
Document Number			
GA-RP65X8			
Date			
Thursday, February 01, 2018			
Sheet			
43 of 78			

WWW.AITECH1.RU





GIGABYTE TECHNOLOGY COPORATION			
Title		empty	
Size	Document	Number	Rev
		GA-RP65X8	1.0
Date:	Thursday, February 01, 2018		Sheet 44 of 78



WWW.AITECH1.RU





GIGABYTE TECHNOLOGY COPORATION			
Title empty			
Size	Document	Number	Rev
		GA-RP65X8	1.0
Date:	Thursday, February 01, 2018		Sheet 45 of 78



49,50 FBA_D[63..0]
49,50 FBA_DB[7..0]
49,50 FBA_EDC[7..0]




FBVDDQ



GDDR5 CMD Mapping		
CMD	0..31	32..63
CMD0	CAS*	
CMD1	CKE*	
CMD2	RST*	
CMD3	RAS*	
CMD4	A1_A8	
CMD5	A0_A10	
CMD6	A12_RFU	
CMD7	AB*	
CMD8	A6_A11	
CMD9	A7_A8	
CMD10	WE*	
CMD11	A5_BA1	
CMD12	A4_BA2	
CMD13	A2_BA0	
CMD14	A3_BA3	
CMD15	CS*	
CMD16		CAS*
CMD17		CKE*
CMD18		RST*
CMD19		RAS*
CMD20		A1_A8
CMD21		A0_A10
CMD22		A12_RFU
CMD23		AB*
CMD24		A6_A11
CMD25		A7_A8
CMD26		WE*
CMD27		A5_BA1
CMD28		A4_BA2
CMD29		A2_BA0
CMD30		A3_BA3
CMD31		CS*

FB_PLLAVDD




FB_PLLAVDD



1V8 MAIN

FBVDDQ



51,52 FBB_D[63..0]
51,52 FBB_DB[7..0]
51,52 FBB_EDC[7..0]

3/23 FBB

FBB_D0	H32	FBB_D0
FBB_D1	D32	FBB_D1
FBB_D2	A33	FBB_D2
FBB_D3	B32	FBB_D3
FBB_D4	E32	FBB_D4
FBB_D5	G32	FBB_D5
FBB_D6	J30	FBB_D6
FBB_D7	F32	FBB_D7
FBB_D8	H36	FBB_D8
FBB_D9	G36	FBB_D9
FBB_D10	J36	FBB_D10
FBB_D11	F36	FBB_D11
FBB_D12	F33	FBB_D12
FBB_D13	D33	FBB_D13
FBB_D14	J32	FBB_D14
FBB_D15	G33	FBB_D15
FBB_D16	E45	FBB_D16
FBB_D17	D45	FBB_D17
FBB_D18	F45	FBB_D18
FBB_D19	G45	FBB_D19
FBB_D20	D42	FBB_D20
FBB_D21	F42	FBB_D21
FBB_D22	E42	FBB_D22
FBB_D23	H41	FBB_D23
FBB_D24	E41	FBB_D24
FBB_D25	F39	FBB_D25
FBB_D26	E39	FBB_D26
FBB_D27	D39	FBB_D27
FBB_D28	F38	FBB_D28
FBB_D29	E38	FBB_D29
FBB_D30	D36	FBB_D30
FBB_D31	E36	FBB_D31
FBB_D32	M50	FBB_D32
FBB_D33	P48	FBB_D33
FBB_D34	M51	FBB_D34
FBB_D35	P47	FBB_D35
FBB_D36	P62	FBB_D36
FBB_D37	R46	FBB_D37
FBB_D38	P46	FBB_D38
FBB_D39	L50	FBB_D39
FBB_D40	L51	FBB_D40
FBB_D41	L52	FBB_D41
FBB_D42	L49	FBB_D42
FBB_D43	M46	FBB_D43
FBB_D44	L47	FBB_D44
FBB_D45	M48	FBB_D45
FBB_D46	M47	FBB_D46
FBB_D47	D48	FBB_D47
FBB_D48	C50	FBB_D48
FBB_D49	C48	FBB_D49
FBB_D50	E49	FBB_D50
FBB_D51	F48	FBB_D51
FBB_D52	E50	FBB_D52
FBB_D53	F49	FBB_D53
FBB_D54	F48	FBB_D54
FBB_D55	F50	FBB_D55
FBB_D56	D52	FBB_D56
FBB_D57	J50	FBB_D57
FBB_D58	H48	FBB_D58
FBB_D59	H51	FBB_D59
FBB_D60	J51	FBB_D60
FBB_D61	H49	FBB_D61
FBB_D62	H52	FBB_D62
FBB_D63	H52	FBB_D63

FBB_D80 C32 FBB_D80

FBB_D81 E33 FBB_D81

FBB_D82 E44 FBB_D82

FBB_D83 G39 FBB_D83

FBB_D84 P49 FBB_D84

FBB_D85 L48 FBB_D85

FBB_D86 D50 FBB_D86

FBB_D87 H50 FBB_D87

FBB_D80 C32 FBB_D80

FBB_D81 E33 FBB_D81

FBB_D82 E44 FBB_D82

FBB_D83 G39 FBB_D83

FBB_D84 P49 FBB_D84

FBB_D85 L48 FBB_D85

FBB_D86 D50 FBB_D86

FBB_D87 H50 FBB_D87

WWW.AITECH1.RU

FBB_CMD0 B35 FBB_CMD0

FBB_CMD1 A35 FBB_CMD1

FBB_CMD2 D35 FBB_CMD2

FBB_CMD3 A35 FBB_CMD3

FBB_CMD4 B36 FBB_CMD4

FBB_CMD5 C36 FBB_CMD5

FBB_CMD6 C38 FBB_CMD6

FBB_CMD7 B38 FBB_CMD7

FBB_CMD8 A38 FBB_CMD8

FBB_CMD9 D38 FBB_CMD9

FBB_CMD10 A39 FBB_CMD10

FBB_CMD11 B39 FBB_CMD11

FBB_CMD12 C39 FBB_CMD12

FBB_CMD13 C41 FBB_CMD13

FBB_CMD14 B41 FBB_CMD14

FBB_CMD15 A41 FBB_CMD15

FBB_CMD16 B49 FBB_CMD16

FBB_CMD17 A49 FBB_CMD17

FBB_CMD18 A48 FBB_CMD18

FBB_CMD19 D47 FBB_CMD19

FBB_CMD20 A47 FBB_CMD20

FBB_CMD21 B47 FBB_CMD21

FBB_CMD22 C45 FBB_CMD22

FBB_CMD23 B45 FBB_CMD23

FBB_CMD24 A45 FBB_CMD24

FBB_CMD25 D44 FBB_CMD25

FBB_CMD26 A44 FBB_CMD26

FBB_CMD27 B44 FBB_CMD27

FBB_CMD28 C44 FBB_CMD28

FBB_CMD29 C42 FBB_CMD29

FBB_CMD30 B42 FBB_CMD30

FBB_CMD31 A42 FBB_CMD31

FBB_CMD32 D41 FBB_CMD32

FBB_CMD33 C35 FBB_CMD33

FBB_CMD34 B50 FBB_CMD34

FBB_CMD35 A50 FBB_CMD35

FBB_DBG_RFU1 J35

FBB_DBG_RFU2 J41

FBB_CLK0 H42

FBB_CLK1 G42

FBB_CLK2 F47

FBB_CLK3 E47

FBB_WCK01 J33

FBB_WCK01* G35

FBB_WCK01 H35

FBB_WCK23 J39

FBB_WCK23* F41

FBB_WCK23 H39

FBB_WCK23 G41

FBB_WCK45 L46

FBB_WCK45* L45

FBB_WCK45 M44

FBB_WCK45 H47

FBB_WCK67 H46

FBB_WCK67* J47

FBB_WCK67 J46

FB_PLLAVDD

FBB_PLL_AVDD L38

NVC112

0.1u/4/X7R/16V/K

FBB_CMD[31..0] 51,52

FBVDDQ

FBVDDQ


FBB_CMD1

FBB_CMD17







FBB_CMD2


FBB_CMD16


GDDR5 CMD Mapping		
CMD	0..31	32..63
CMD0	CAS*	
CMD1	CKE*	
CMD2	RST*	
CMD3	RAS*	
CMD4	A1, A9	
CMD5	A0, A10	
CMD6	A12, RFU	
CMD7	AB*	
CMD8	A6, A11	
CMD9	A7, A8	
CMD10	WE*	
CMD11	A5, BA1	
CMD12	A4, BA2	
CMD13	A2, BA0	
CMD14	A3, BA3	
CMD15	CS*	
CMD16		CAS*
CMD17		CKE*
CMD18		RST*
CMD19		RAS*
CMD20		A1, A9
CMD21		A0, A10
CMD22		A12, RFU
CMD23		AB*
CMD24		A6, A11
CMD25		A7, A8
CMD26		WE*
CMD27		A5, BA1
CMD28		A4, BA2
CMD29		A2, BA0
CMD30		A3, BA3
CMD31		CS*



GDDR5 CMD Mapping		
CMD	0-31	32-63
CMD0	CAS*	
CMD1	CKE*	
CMD2	RS1*	
CMD3	RAS*	
CMD4	A1_A9	
CMD5	A0_A10	
CMD6	A12_RFU	
CMD7	AB1*	
CMD8	A6_A11	
CMD9	A7_A8	
CMD10	WE*	
CMD11	A5_BA1	
CMD12	A4_BA2	
CMD13	A2_BA0	
CMD14	A3_BA3	
CMD15	CS*	
CMD16		CAS*
CMD17		CKE*
CMD18		RS1*
CMD19		RAS*
CMD20		A1_A9
CMD21		A0_A10
CMD22		A12_RFU
CMD23		AB1*
CMD24		A6_A11
CMD25		A7_A8
CMD26		WE*
CMD27		A5_BA1
CMD28		A4_BA2
CMD29		A2_BA0
CMD30		A3_BA3
CMD31		CS*









FBVDDQ

GPU DECOUPLING



Place close to GPU



Place close to GPU 4 x 10uF

Place close to GPU 9 x 10uF

Place close to GPU

VDD18




VDD18

1V8 MAIN

VDD18

1V8_AON

VDD18



GIGABYTE TECHNOLOGY COPORATION			
Title NV-DACA/XTAL/PLL/IFPX GROUP			
Size	Document Number	Rev	
	GA-RP65X8	1.0	
Date:	Thursday, February 01, 2018	Sheet	61 of 78




Table 10. NVVDD Voltage Regulator Requirements

Feature	Guidance
Regulator Solution Index	<ul style="list-style-type: none">N17E-G3: OVR4+ 4ph-2xDualFET/ph L=13x13x4 Lsat=70A or betterN17E-G2: OVR2+ 3ph-DualFET/ph L=10x10x4 Lsat=68A/ph or betterN17E-G1: OVR2+ 3ph-DualFET/ph L=10x10x4 Lsat=68A/ph or better
Load line	No
Low Power Mode	AutoPSI integrated in OVR4+ and OVR2+
PDN Specification (DC)	TBD
Overall Efficiency	<ul style="list-style-type: none">N17E-G3: 80% or better at EDPc = 121AN17E-G2: 80% or better at EDPc = 80AN17E-G1: 80% or better at EDPc = 62A


Table 11. NVVDDS Voltage Regulator Requirements



Feature	Guidance
Regulator Solution Index	<ul style="list-style-type: none">N17E-G3: OVR2+ 2ph-DualFET/ph L=10x10x4 Lsat=68A/ph or betterN17E-G2: OVR2+ 1ph-DualFET/ph L=10x10x4 Lsat=68A/ph or betterN17E-G1: OVR2+ 1ph-DualFET/ph L=10x10x4 Lsat=68A/ph or better
Load line	No
Low Power Mode	AutoPSI integrated in OVR4+ and OVR2+
PDN Specification (DC)	TBD
Overall Efficiency	<ul style="list-style-type: none">N17E-G3: 80% or better at EDPc = 37AN17E-G2: 80% or better at EDPc = 26AN17E-G1: 80% or better at EDPc = 21A

Table 12. FBVDD Voltage Regulator Requirements

Feature	Guidance
Regulator Solution Index	<ul style="list-style-type: none">N17E-G3: 1ph-DualFET/ph or betterN17E-G2: 1ph-DualFET/ph or betterN17E-G1: 1ph-DualFET/ph or better
PDN for FBVDD Power plane	TBD
Overall Efficiency	<ul style="list-style-type: none">N17E-G3: 80% or better at EDPc = 30AN17E-G2: 80% or better at EDPc = 29AN17E-G1: 80% or better at EDPc = 26A

GB4-256 Split Mode EF	
Link AB	Not Connected
Link C	DisplayPort, HDMI
Link D	DisplayPort/eDP
Link E	DisplayPort, HDMI, DVI (Single Link or Dual Link)
Link F	DisplayPort/eDP, DVI (Single Link or Dual Link)
1. Only four independent display heads supported.	







-
- Timing diagram showing the relationship between 1V8_AON, 1V8_MAIN, NVVDD/NVVDDS, PEX_VDD, and FBVDD/Q. A blue arrow indicates a delay (t1) between the 1V8_MAIN signal and the PEX_VDD signal, with a note that t1 must not exceed 4ms.

Figure 1. Example of Power-Up Sequencing Order

- ▶ The ramp time for any rail must be more than 40 μ s and is recommended to be less than 2 ms.
- ▶ t1 (from 1V8_MAIN_EN to PEX_VDD_Pgood) must *not* exceed 4 ms.
- ▶ The ramp up overshoot should not exceed the silicon reliability limit voltage.
- ▶ Power up NVVDD+NVVDDS must be 90 percent before PEX_VDD can start ramp up.
- ▶ Power up 1V8_AON must be 90 percent before 3V3 ramp up
- ▶ All 3.3V devices that connect to the GPU must be powered after 1V8_AON; GPU can NOT have any 3.3V leakage path before 1V8_AON present.
- ▶ No signal should be applied to the GPU before the power rails are fully ramped
- ▶ Refer to the JEDEC Memory Specification for memory related power sequencing.
- ▶ The propagation delay between 1V8_MAIN_EN and the NVVDD_EN pin needs to be less than 300 μ s during both power up and power down.
- ▶ FBVDD/O and 1V8_AON don't need power cycle for GC6.2.1


WWW.ITECH1.RU



WWW.AITECH1.RU

GIGABYTE TECHNOLOGY COPORATION			
Title		NVVDDS	
Size	Document	Number	Rev
	GA-RP65X8		1.0
Date:	Thursday, February 01, 2018		Sheet 70 of 78

V _{LPC} = % of 5VCC	Cold Boot Phase Count	Warm Boot Phase Count (kΩ)									
		1-phase		2-phase		3-phase		4-phase		5-phase	
		R1	R2	R1	R2	R1	R2	R1	R2	R1	R2
40.63%	1-phase	4.92	3.37	24.61	16.84	44.3	30.32	73.84	50.53	147.67	101.06
46.88%	2-phase	4.27	3.77	21.33	18.83	38.4	33.89	63.99	56.48	127.99	112.95
53.13%	3-phase	3.76	4.27	18.82	21.34	33.88	38.4	56.47	64.01	112.93	128.01






Switching Frequency (kHz)	Recommended R _{PROG6} resistor (kΩ)
200	50.00
300	33.33
400	25.00
500	20.00
600	16.67


GIGABYTE TECHNOLOGY COPORATION			
Title NVVDD-uP9511			
Size	Document Number GA-RP65X8	Rev 1.0	
Date: Thursday, February 01, 2018	Sheet 72 of 78		

Timing diagram showing the relationship between various power management signals and clock signals. The signals include:

- +V3.3A_RTC
- RTCRST#
- +V3.3A_DSW
- DSW_PWROK
- EC_PWRSW#
- +V3.3A +V5A
- PM_RSMRST#
- PM_PWRBTN#
- PM_SLP_S4#
- PM_SLP_S3#
- +V3.3S +V5S
- VPP
- VDDQ
- VCCIO
- VCCSA
- VTT
- ALL_SYS_PWRGD
- PCH_PWROK
- IMVP_VR_ON
- VCCST_PWRGD
- SYS_PWROK
- PLTRST#
- VCC
- VCCGT










Power Consumption Table					
	VCC3	3VDUAL	VCC3_LC	VCC3V3_ANA_PCIE VCC3V3_ANA_USB2	VCC0V9_LVR_OUT
Max Current(A)	1.05 A 40 mil	0.19 A 10 mil	0.03 A 5 mil	0.1 A 5 mil	0.06 A 5 mil
	VCC0V9_SVR	VCC0V9_DP	VCC0V9_PCIE	VCC0V9_USB	VCC0V9_CIO
Max Current(A)	1.83 A 80 mil	0.7 A 30 mil	0.58 A 30 mil	0.22 A 15 mil	0.28 A 15 mil

INTEL AR C version module (TBT + U31A) SCH 0.3 (2016/07/17) 4 Layers

Base on INTEL AR reference SCH 1.7 (2016/05/24)





 GIGABYTE	GIGABYTE TECHNOLOGY COPORATION		
	Title		
	+V5A_TBT3		
	Size	Document Number	Rev
	GA-RP65X8	1.0	
Date	Thursday, February 01, 2018	Sheet	78 of 78